

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	Ю.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/727,792	-	12/03/2003	Srikanth T. Srinivasan	42P17888	6794
8791	7590	08/25/2006		EXAMINER	
		LOFF TAYLOR &	GEIB, BEN	GEIB, BENJAMIN P	
12400 WILSHIRE BOULEVARD SEVENTH FLOOR			ART UNIT	PAPER NUMBER	
LOS AN	LOS ANGELES, CA 90025-1030			2181	
			DATE MAILED: 08/25/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/727,792	SRINIVASAN ET AL.			
		Examiner	Art Unit			
		Benjamin P. Geib	2181			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
,	Responsive to communication(s) filed on <u>02 Ju</u>					
′—	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
5)□ 6)⊠ 7)□	Claim(s) <u>1-30</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrav  Claim(s) is/are allowed.  Claim(s) <u>1-30</u> is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or					
Application Papers						
9) ☐ The specification is objected to by the Examiner.  10) ☑ The drawing(s) filed on 26 May 2004 is/are: a) ☐ accepted or b) ☑ objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority (	under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
2) Notice 3) Infor	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:				

### **DETAILED ACTION**

- Claims 1-30 have been examined.
- 2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as received on 06/02/2006.

## **Drawings**

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the transforming a set of mispredicted instructions into move instructions must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner,

the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

# Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-5, 8-14, 16-20, and 23-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Chou</u> et al., "Reducing Branch Misprediction Penalties Via Dynamic Control Independence Detection", (Herein referred to as <u>Chou</u>) in view of <u>Keller</u> et al., U.S. Patent No. 6,542,984, (Herein referred to as <u>Keller</u>), and further in view of <u>Roberts</u>, U.S. Patent No. 6,192,465.
- 6. Referring to claim 1, <u>Chou</u> has taught a processor, comprising:

a branch predictor to issue a first branch prediction at a branch location in a program [Branch predictions are issued at a branch location in a program (page 110, 1<sup>st</sup> paragraph). The inherent mechanism that issues the branch predictions is a branch predictor];

a first circuit [Dynamic Control Independence (DCI) Buffer; See Fig. 3] to detect an exact convergence point subsequent to said branch location in said program [The DCI Buffer detects the first control independent instruction subsequent to the branch location. Since an exact convergence point is the first control independent instruction

Art Unit: 2181

subsequent to the branch, the DCI Buffer detects an exact convergence point. (page 111, 1<sup>st</sup> column, lines 6-9)]; and

a second circuit [WP Bit Mask; See Fig. 3] to track a first set of physical registers written subsequent to said branch point [The WP Bit Mask tracks the physical registers written subsequent to the branch point and prior to the first control independent instruction (e.g. exact convergence point) (page 111, section 2.1.2.1)].

Chou does not expressly disclose a scheduler to store instructions of the program subsequent to said branch point when said branch prediction is a misprediction.

Keller discloses a scheduler [Keller; Fig. 1, component 36] to store instructions of the program subsequent to said branch point when said branch prediction is a misprediction [Since a branch prediction allows instructions of a program subsequent to a branch point to be available for execution and the scheduler stores instructions available for execution (Keller; column 8, lines 7-27), the scheduler stores instructions of a program subsequent to the branch point. This happens regardless of whether the prediction was correct or incorrect (i.e. a misprediction)].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the processor of <u>Chou</u> to include a scheduler to store instructions of the program subsequent to said branch point when said branch prediction is a misprediction as taught by Keller.

Art Unit: 2181

The suggestion/motivation for doing so would have been that doing so advantageously maximizes the execution rate [Keller; column 1, lines 39-47].

<u>Chou</u> and <u>Keller</u> do not expressly disclose that the scheduler transforms a set of mispredicted instructions into move instructions.

Roberts has taught a scheduler that transforms a set of mispredicted instructions into move instructions [Roberts; A reservation station (i.e. scheduler) flushes a set of mispredicted instructions. The values created by these mispredicted instructions are then replaced by instructions that move the correct values. Therefore, by flushing the mispredicted instructions, the reservation station (i.e. scheduler) transforms a set of mispredicted instructions into move instructions; column 8, lines 18-28].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the processor of <u>Chou</u> and <u>Keller</u> so that the scheduler transforms a set of mispredicted instructions into move instructions as taught by <u>Roberts</u>.

The suggestion/motivation for doing so would have been that doing so advantageously removes erroneous values created by the mispredicted branch path execution [Roberts; column 8, lines 22-25].

7. Referring to claim 2, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the processor of claim 1, wherein said scheduler to re-execute selected instructions of said program

[instructions that are control independent] subsequent to said branch point [Chou; page 110, 2<sup>nd</sup> column, 1<sup>st</sup> paragraph].

- 8. Referring to claim 3, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the processor of claim 2, wherein said selected instructions include a first set of instructions of said program [instructions that are control independent and data independent] whose source physical registers were tracked by said second circuit [Chou; page 111, section 2.1.2.1].
- 9. Referring to claim 4, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the processor of claim 2, wherein said scheduler further executes move instructions corresponding to a second set of instructions <u>[Chou</u>; instructions that are control dependent] that write to said first set of physical registers prior to said exact convergence point <u>[Instructions that are control independent and data dependent are reexecuted. These instructions correspond to the instructions that are control dependent since the later instructions write to the registers that are the sources of the former instructions (page 111, section 2.1.2.1)].</u>
- 10. Referring to claim 5, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the processor of claim 2, further comprising a recovery buffer (<u>Chou</u>; reorder buffer) to store said selected instructions outside said scheduler [All instructions, including the aforementioned control independent instructions, are stored in the reorder buffer upon dispatch. (Chou; page 110, 2<sup>nd</sup> column, 3<sup>rd</sup> paragraph)].
- 11. Referring to claim 8, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the processor of claim 1, wherein said second circuit (WP Bit Mask) is a scoreboard including a set of flags corresponding to a set of physical registers [The WP Bit Mask includes a bit (i.e.

flag) for each physical register (page 111, column 1, last paragraph)], wherein one of said set of flags is set when a corresponding one of said set of physical registers is written between said branch point and said exact convergence point [Chou; The WP Bit Mask indicates the physical registers written to by instructions on the wrong path (i.e. instructions between the branch point and the exact convergence point (page 111, column 1, last paragraph)].

- 12. Referring to claim 9, Chou, Keller, and Roberts have taught the processor of claim 8, wherein said one of said set of flags (WP Bit Mask) is cleared when said corresponding one of said set of physical registers is written subsequent to said exact convergence point [Chou; Data independent instructions subsequent to the first control independent instruction (e.g. exact convergence point) clear the bit (i.e. flag) corresponding to the physical register that is written to by the instruction (page 111, column 2, lines 7-12)].
- 13. Referring to claim 10, <u>Chou</u> has taught a method, comprising:

tracking a set of physical registers written by a first selected subset [instructions that are control dependent] of said set of instructions [The WP Bit Mask tracks the physical registers written subsequent to the branch point and prior to the first control independent instruction (e.g. exact convergence point) (page 111, section 2.1.2.1)];

restoring said set of physical registers [Instructions that are control independent and data dependent are reexecuted. This process restores the registers written subsequent to the branch point and prior to the first control independent instruction (page 111, section 2.1.2.1)]; and

re-executing a second selected subset [Instructions that are control independent and data dependent] of said set of instructions subsequent to an exact convergence point that use a first one of said set of physical registers as a source operand register [Instructions that are control independent and data dependent on a register in said set of physical registers (i.e. they use one of said physical registers as a source operand) are reexecuted. (page 111, section 2.1.2.1)].

<u>Chou</u> does not expressly disclose storing a set of instructions of a program subsequent to a mispredicted branch point.

Keller discloses a scheduler [Keller; Fig. 1, component 36] that stores a set of instructions of a program subsequent to a mispredicted branch point [Since a branch prediction allows instructions of a program subsequent to a branch point to be available for execution and the scheduler stores instructions available for execution (Keller; column 8, lines 7-27), the scheduler stores instructions of a program subsequent to the branch point. This happens regardless of whether the prediction was correct or incorrect (i.e. a misprediction)].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the processor of <u>Chou</u> to include stores a set of instructions of a program subsequent to a mispredicted branch point as taught by <u>Keller</u>.

The suggestion/motivation for doing so would have been that doing so advantageously maximizes the execution rate [Keller; column 1, lines 39-47].

Art Unit: 2181

Therefore, it would have been obvious to combine <u>Keller</u> with <u>Chou</u> to obtain the invention as specified in claim 1.

<u>Chou</u> and <u>Keller</u> do not expressly disclose that transforming a set of mispredicted instructions into move instructions.

Roberts has taught transforming a set of mispredicted instructions into move instructions [Roberts; A reservation station (i.e. scheduler) flushes a set of mispredicted instructions. The values created by these mispredicted instructions are then replaced by instructions that move the correct values. Therefore, by flushing the mispredicted instructions, the reservation station (i.e. scheduler) transforms a set of mispredicted instructions into move instructions; column 8, lines 18-28].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the processor of <u>Chou</u> and <u>Keller</u> so that the scheduler transforms a set of mispredicted instructions into move instructions as taught by Roberts.

The suggestion/motivation for doing so would have been that doing so advantageously removes erroneous values created by the mispredicted branch path execution [Roberts; column 8, lines 22-25].

14. Referring to claim 11, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the method of claim 10, wherein said tracking includes setting a flag for a second one of said set of physical registers written on a mispredicted path subsequent to said mispredicted branch point

Art Unit: 2181

[Chou; The WP Bit Mask is set to indicate the physical registers written to by instructions on the wrong path (i.e. instructions between the branch point and the exact convergence point (page 111, column 1, last paragraph)].

- 15. Referring to claim 12, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the method of claim 11, further comprising clearing said flag when an instruction subsequent to said exact convergence point uses said second one of said set of physical registers as a source register [<u>Chou</u>; Data independent instructions subsequent to the first control independent instruction (e.g. exact convergence point) clear the bit (i.e. flag) corresponding to the physical register that is written to by the instruction (page 111, column 2, lines 7-12)].
- 16. Referring to claim 13, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the method of claim 10, wherein said storing includes placing said set of instructions in a restore buffer (<u>Chou</u>; reorder buffer) prior to reloading them into a scheduler [All instructions are stored in the reorder buffer upon dispatch. (<u>Chou</u>; page 110, 2<sup>nd</sup> column, 3<sup>rd</sup> paragraph)].
- 17. Referring to claim 14, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the method of claim 10, wherein said restoring includes executing a corresponding move instruction for each of said first selected subset of said set of instructions [Chou; Instructions that are control independent and data dependent are reexecuted. These instructions correspond to the instructions that are control dependent (i.e. the first selected subset) since the later instructions write to the registers that are the sources of the former instructions (page 111, section 2.1.2.1)].

18. Referring to claim 16, <u>Chou</u> has taught a system, comprising: a processor including

a branch predictor to issue a first branch prediction at a branch location in a program [Branch predictions are issued at a branch location in a program (page 110, 1<sup>st</sup> paragraph). The inherent mechanism that issues the branch predictions is a branch predictor];

a first circuit [Dynamic Control Independence (DCI) Buffer; See Fig. 3] to detect an exact convergence point subsequent to said branch location in said program[The DCI Buffer detects the first control independent instruction subsequent to the branch location. Since an exact convergence point is the first control independent instruction subsequent to the branch, the DCI Buffer detects an exact convergence point (page 111, 1<sup>st</sup> column, lines 6-9)] to induce exact convergence [executing the control independent/data dependent instructions and recovering the tags/results of control independent/data independent instructions; 1<sup>st</sup> paragraph of section 2.1 and 2<sup>nd</sup> paragraph of section 2.1.2.1]; and

a second circuit [WP Bit Mask; See Fig. 3] to track a first set of physical registers written subsequent to said branch point [The WP Bit Mask tracks the physical registers written subsequent to the branch point and prior to the first control independent instruction (e.g. exact convergence point) (page 111, section 2.1.2.1)].

Art Unit: 2181

Chou does not expressly disclose a scheduler to store instructions of the program subsequent to said branch point when said branch prediction is a misprediction.

Keller discloses a scheduler [Keller; Fig. 1, component 36] to store instructions of the program subsequent to said branch point when said branch prediction is a misprediction [Since a branch prediction allows instructions of a program subsequent to a branch point to be available for execution and the scheduler stores instructions available for execution (Keller; column 8, lines 7-27), the scheduler stores instructions of a program subsequent to the branch point. This happens regardless of whether the prediction was correct or incorrect (i.e. a misprediction)].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the processor of <u>Chou</u> to include a scheduler to store instructions of the program subsequent to said branch point when said branch prediction is a misprediction as taught by <u>Keller</u>.

The suggestion/motivation for doing so would have been that doing so advantageously maximizes the execution rate [Keller; column 1, lines 39-47].

Chou and Keller do not expressely disclose an interface to couple the processor to input-output devices and an audio input-output device coupled to said interface to receive audio data from said processor.

However, Examiner takes Official Notice that an interface to couple a processor to input-output devices and an audio input-output device coupled to the interface to receive audio data from the processor is a conventional and well-known means communicating input-output data.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of <u>Chou</u> and <u>Keller</u> to include an interface to couple a processor to input-output devices and an audio input-output device coupled to the interface since doing so would advantageously allow the processor to communicate information with a user in an audible manner.

- 19. Referring to claim 17, given the similarities between claim 2 and claim 17 the arguments as stated for the rejection of claim 2 also apply to claim 17.
- 20. Referring to claim 18, given the similarities between claim 3 and claim 18 the arguments as stated for the rejection of claim 3 also apply to claim 18.
- 21. Referring to claim 19, given the similarities between claim 4 and claim 19 the arguments as stated for the rejection of claim 4 also apply to claim 19.
- 22. Referring to claim 20, given the similarities between claim 5 and claim 20 the arguments as stated for the rejection of claim 5 also apply to claim 20.
- 23. Referring to claim 23, given the similarities between claim 8 and claim 23 the arguments as stated for the rejection of claim 8 also apply to claim 23.
- 24. Referring to claim 24, given the similarities between claim 9 and claim 24 the arguments as stated for the rejection of claim 9 also apply to claim 24.

25. Referring to claim 25, given the similarities between claim 10 and claim 25 the arguments as stated for the rejection of claim 10 also apply to claim 25.

- 26. Referring to claim 26, given the similarities between claim 11 and claim 26 the arguments as stated for the rejection of claim 11 also apply to claim 26.
- 27. Referring to claim 27, given the similarities between claim 12 and claim 27 the arguments as stated for the rejection of claim 12 also apply to claim 27.
- 28. Referring to claim 28, given the similarities between claim 13 and claim 28 the arguments as stated for the rejection of claim 13 also apply to claim 28.
- 29. Referring to claim 29, given the similarities between claim 14 and claim 29 the arguments as stated for the rejection of claim 14 also apply to claim 29.
- 30. Claims 6 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chou in view of Keller in view of Roberts as applied to claim 1 above, and further in view of Hennessy et al., "Computer Architecture: A Quantitative Approach", (Herein referred to as Hennessy).
- 31. Referring to claim 6, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the processor of claim 1, wherein said first circuit includes an alternate target buffer [DCI Buffer] coupled to said branch target buffer for determining said exact convergence point [The DCI Buffer is used to determine the first control independent instruction (e.g. exact convergence point) (Chou; page 110, 4<sup>th</sup> paragraph, which continues on page 111)].

Art Unit: 2181

<u>Chou</u> and <u>Keller</u> have not explicitly taught that the branch predictor includes a branch target buffer to store target addresses indexed by branch locations in said program.

Hennessy has taught a branch predictor including a branch target buffer [See Fig. 3.19] to store target addresses indexed by branch locations in said program [Hennessy; page 209-210].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the branch predictor of <u>Chou</u> and <u>Keller</u> to include a branch target buffer as taught by <u>Hennessy</u>.

The suggestion/motivation for doing so would have been that doing so reduces the branch penalty and allows a high-bandwidth instruction stream [Hennessy; page 209, 3<sup>rd</sup> and 4<sup>th</sup> paragraphs].

Therefore, it would have been obvious to combine <u>Hennessy</u> with <u>Chou</u>, <u>Keller</u>, and Roberts to obtain the invention as specified in claim 6.

- 32. Referring to claim 21, given the similarities between claim 6 and claim 21 the arguments as stated for the rejection of claim 6 also apply to claim 21.
- 33. Claims 7 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chou in view of Keller in view of Roberts in view of Hennessy as applied to claim 6 above, and further in view of Manne et al., "Branch prediction using selective branch inversion", (Herein referred to as Manne).

Art Unit: 2181

34. Referring to claim 7, <u>Chou</u>, <u>Keller</u>, <u>Roberts</u>, and <u>Hennessy</u> have taught the processor of claim 6.

<u>Chou, Keller, Roberts, and Hennessy</u> have not explicitly taught that the branch predictor includes a branch confidence estimator to reverse a second branch prediction of low confidence to induce an induced exact convergence point.

Manne has taught a branch predictor includes a branch confidence estimator [Manne; See Fig. 1] to reverse (i.e. invert) a second branch prediction of low confidence [Manne; Section 2.2, 3<sup>rd</sup> paragraph] to induce an induced exact convergence point [When a low confidence branch is predicted correctly and the prediction is inverted by the confidence estimator, the branch will be predicted incorrectly. In doing so, the confidence estimator will induce an induced exact convergence point (Manne; Section 2.2, 3<sup>rd</sup> paragraph)].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the branch predictor of <u>Chou</u>, <u>Keller</u>, <u>Roberts</u>, and Hennessy to include a branch confidence estimator as taught by <u>Manne</u>.

The suggestion/motivation for doing so would have been that doing so improves branch prediction in an efficient manner [Manne: 3<sup>rd</sup> paragraph of introduction].

Therefore, it would have been obvious to combine <u>Manne</u> with <u>Chou</u>, <u>Keller</u>, <u>Roberts</u>, and <u>Hennessy</u> to obtain the invention as specified in claim 7.

35. Referring to claim 22, given the similarities between claim 7 and claim 22 the arguments as stated for the rejection of claim 7 also apply to claim 22.

Art Unit: 2181

- 36. Claims 15 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Chou</u> in view of <u>Keller</u> in view of <u>Roberts</u> as applied to claim 10 above, and further in view of <u>Manne</u>.
- 37. Referring to claim 15, <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have taught the method of claim 10.

<u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> have not explicitly taught reversing a branch prediction of a subsequent branch point to induce said exact convergence point.

Manne has taught reversing a branch prediction of a subsequent branch point to induce said exact convergence point. [When a low confidence branch is predicted the correctly and the prediction is inverted by the confidence estimator, the branch will be predicted incorrectly. In doing so, the confidence estimator will induce the exact convergence point (Manne; Section 2.2, 3<sup>rd</sup> paragraph)].

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the branch predictor of <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> to include a branch confidence estimator as taught by Manne.

The suggestion/motivation for doing so would have been that doing so improves branch prediction in an efficient manner [Manne: 3<sup>rd</sup> paragraph of introduction].

Therefore, it would have been obvious to combine <u>Manne</u> with <u>Chou</u>, <u>Keller</u>, and <u>Roberts</u> to obtain the invention as specified in claim 15.

38. Referring to claim 30, given the similarities between claim 15 and claim 30 the arguments as stated for the rejection of claim 15 also apply to claim 30.

Application/Control Number: 10/727,792 Page 18

Art Unit: 2181

# Response to Arguments

39. Applicants arguments filed on December 8, 2005, have been fully considered but they are not found persuasive.

40. Applicant argues the novelty/rejection of claims 1-15 on pages 8-11 of the remarks, in substance that:

"In regard to claims 1 and 10, these claims, as amended, include the elements of 'the scheduler to transform a set of mispredicted instructions into move instructions' and 'transforming a set of mispredicted instructions into move instructions.' Applicants believe that Chou in view of Keller does not teach or suggest these elements of claims 1 and 10." (3<sup>rd</sup> paragraph on page 8)

These arguments are not found persuasive for the following reasons:

The arguments are considered moot in view of the new rejections above, which were necessitated by the amendments to the claims.

41. Applicant argues the novelty/rejection of claims 16-30 on pages 9-11 of the remarks, in substance that:

"Thus, <u>Chou</u>, <u>Keller</u>, and <u>Manne</u> fail to teach the use of a branch predictor to induce exact conversion" (2<sup>nd</sup> paragraph on page 9)

These arguments are not found persuasive for the following reasons:

The Applicant states that claim 16 includes the element of "a branch predictor to issue a first branch prediction at a branch location in a program and to induce exact converge" (2<sup>nd</sup> paragraph on page 9). The Examiner notes that this limitation is not found in claim 16. Instead, claim 16 recites the limitation "a branch predictor to issue a first branch prediction at a branch location in a program, a first circuit to detect an exact convergence point subsequent to said branch location in said program to induce exact convergence..."

The Applicant's states that "The Examiner has acknowledged that Chou and Keller fail to teach the inducement of exact convergence" (2<sup>nd</sup> paragraph on page 9). This statement is incorrect. Instead, the Examiner has acknowledge that Chou and Keller (and Roberts and Hennessy) "have not explicitly taught that the branch predictor includes a branch confidence estimator to reverse a second branch prediction of low confidence to induce an induced exact convergence point".

Chou has taught that the DCI buffer (i.e. a first circuit) detects an exact convergence point subsequent to said branch location in said program (page 111, 1<sup>st</sup> column, lines 6-9). By detecting the exact convergence point, the DCI buffer is able to induce exact convergence (i.e. the DCI induces the execution of the control independent/data dependent instructions and recovering the tags/results of control independent/data independent instructions; 1<sup>st</sup> paragraph of section 2.1 and 2<sup>nd</sup> paragraph of section 2.1.2.1).

#### Conclusion

42. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

43. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin P. Geib whose telephone number is (571) 272-8628. The examiner can normally be reached on Mon-Fri 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/727,792 Page 21

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Benjamin P Geib

Examiner

Art Unit 2181

KIM HUYNH SUPERVISORY PATENT EXAMINER

9/21/05